收藏本站
Enhanced Synchronous Serial Interface (ESSI)
Table 7-5. ESSI Status Register (SSISR) Bit Definitions (Continued)
Bit Number
1
Bit Name
IF1
Reset Value
0
Serial Input Flag 1
Description
The ESSI latches any data on the SC1 signal during reception of the first
received bit after the frame sync is detected. IF1 is updated with this data
when the data in the receive shift register transfers into the receive data
register. IF1 is enabled only when SC1 is an input flag and Synchronous
mode is selected; that is, when SC1 is programmed as ESSI in the port
control register (PCR), the SYN bit is set, and the TE2 and SCD1 bits are
cleared. If it is not enabled, IF1 is cleared.
0
IF0
0
Serial Input Flag 0
The ESSI latches any data on the SC0 signal during reception of the first
received bit after the frame sync is detected. The IF0 bit is updated with this
data when the data in the receive shift register transfers into the receive
data register. IF0 is enabled only when SC0 is an input flag and the
Synchronous mode is selected; that is, when SC0 is programmed as ESSI
in the port control register (PCR), the SYN bit is set, and the TE1 and SCD0
bits are cleared. If it is not enabled, the IF0 bit is cleared.
7.5.4 ESSI Receive Shift Register
The 24-bit Receive Shift Register (see Figure 7-12 and Figure 7-13 ) receives incoming data
from the serial receive data signal. The selected (internal/external) bit clock shifts data in when
the associated frame sync I/O is asserted. Data is received MSB first if SHFD is cleared and LSB
first if SHFD is set. Data transfers to the ESSI Receive Data Register (RX) after 8, 12, 16, 24, or
32 serial clock cycles are counted, depending on the word length control bits in the CRA.
7.5.5 ESSI Receive Data Register (RX)
The Receive Data Register (RX) is a 24-bit read-only register that accepts data from the receive
shift register as it becomes full, according to Figure 7-12 and Figure 7-13 . The data read is
aligned according to the value of the ALC bit. When the ALC bit is cleared, the MSB is bit 23,
and the least significant byte is unused. When the ALC bit is set, the MSB is bit 15, and the most
significant byte is unused. Unused bits are read as 0. If the associated interrupt is enabled, the
DSP is interrupted whenever the RX register becomes full.
7.5.6 ESSI Transmit Shift Registers
The three 24-bit transmit shift registers contain the data being transmitted, as in Figure 7-12 and
Figure 7-13 . Data is shifted out to the serial transmit data signals by the selected (whether
internal or external) bit clock when the associated frame sync I/O is asserted. The word-length
control bits in CRA determine the number of bits that must be shifted out before the shift
registers are considered empty and can be written again. Depending on the setting of the CRA,
the number of bits to be shifted out can be 8, 12, 16, 24, or 32. Transmitted data is aligned
according to the value of the ALC bit. When ALC is cleared, the MSB is Bit 23 and the least
significant byte is unused. When ALC is set, the MSB is Bit 15 and the most significant byte is
DSP56311 User’s Manual, Rev. 2
7-28
Freescale Semiconductor
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DSPAUDIOEVMMB1E BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT KIT DEV EMBEDDED C
DSTRM-KT-0181A DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU SURGE SUPPR NETWORK W/GROUND
DTEL2 SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001 PROGRAMMER PICSTART PLUS 16C/17C
DV164035 MPLAB ICD3 IN-CIRC DEBUGGER
DV164039 KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150 功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT